Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

10M16SCU169I7G FPGA open drain ouput pin configuration electrical characteristics

NBK
Beginner
367 Views

Hello,

where can i find electrical characteristics of open drain ouput pin configuration for FPGA 10M16SCU169I7G? I need to know maximum pull-up voltage that we can apply externally to the configured open drain output pin and its VOLmax specifications.

Thanking you in advance. 

0 Kudos
2 Replies
lixy
Employee
326 Views

Hi,


Generally the external pull-up Voltage connected to Open Drain I/O should not be higher than I/O bank's I/O standard voltage.


Thanks & Regards,

Xiaoyan


0 Kudos
lixy
Employee
280 Views

Hi,


I wonder if you have any further questions. If not, I will go ahead and mark this issue as resolved.


Additionally, we would greatly appreciate it if you could take a moment to fill out our survey. Your feedback is valuable to us and helps us improve our support quality.

Thank you for your time and cooperation.


Best regards,

Xiaoyan


0 Kudos
Reply