Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21584 討論

5M570ZF256 pin out

Altera_Forum
榮譽貢獻者 II
‎04-06-2011 01:58 AM
1,063 檢視

I plan to use MAX V (5M570ZF256) in my design and want to be able to migrate to a denser device in the future so I was using the 5M2210Z.xls spreadsheet to plan my pin usage. The F256 column of that spreadsheet lists pin T6 as a GNDIO pin, but in the Quartus II Pin Planner for the 5M570ZF256 the properties of that pin are listed as DIFFIO_B6n. 

Which is correct? 

Thanks.
0 積分

連結已複製

0 回應
回覆

週一至週五提供社區支援。請點選 這裡查看其他聯絡方式。

Intel 不會確認所有解決方案，包括但不限於可能出現在這個社群的任何檔案傳輸。因此，Intel 不承諾任何明示與暗示保證，包括但不限於適售性的暗示保證、適用於特定用途和無侵權，以及肇因於履行過程、交易過程或商業慣例的任何保證。

如需有關編譯器最佳化更完整的資訊，請參閱 最佳化公告.