Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20754 Discussions

ALTPLL and ALTPLL reconfiguration

AGofs
Novice
1,415 Views

Good morning,

I've incoming frequency of 50 MHz, and I want to change the output frequency to 20 MHz (D.C.=50%) from C0 by using of ALTPLL reconfiguration.

What the value of the counter_param (2 downto 0) should be chosen?

Should I update all parameters of the counter_param?

What value of data_in (8 downto 0) should be loaded?

0 Kudos
5 Replies
Rahul_S_Intel1
Employee
995 Views
Hi, May I know you are using GUI for the configuration
0 Kudos
AGofs
Novice
995 Views
I'm working with QuartusII,REV. 10.1 In addition I'm doing simulation on ModelSim Altera 6.6 C
0 Kudos
Rahul_S_Intel1
Employee
995 Views

Hi,

Requesting to check the Table no: 1 of the below document for the conditions .

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/a

 

 

 

 

0 Kudos
AGofs
Novice
995 Views

Hi RSree,

thank you for your answer.

Unfortunately ,I'm getting "ERROR 404" for address you sent me.

Do you have another?

0 Kudos
Rahul_S_Intel1
Employee
995 Views

HI ,

Really apology for the late reply, kindly find the below link

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an507.pdf

 

0 Kudos
Reply