Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18457 Discussions

ALTPLL for multiple input frequencies

Altera_Forum
Honored Contributor I
1,075 Views

Hi All, 

 

I have an input clock to MAX-10, which could be 2.5MHz, 25MHz, and 250MHz.  

 

I need to put a PLL on this input clock (for shifting the input clock by 90 degrees).  

 

I don't have any indication what clock (frequency) is currently connected to the pin.  

 

So, how should I configure the ALTPLL? What frequency should I define? What Mode (normal, clock synchronous, etc).  

 

Thank you!
0 Kudos
4 Replies
Altera_Forum
Honored Contributor I
81 Views

Altera PLLs have a maximum lock range of about 1:2. Also constraints for PFD frequency range.  

 

Changing input frequency over a wider range would require PLL reconfiguration or multiple PLLs. Also input frequency of 2.5 MHz is below specified MAX10 range.
Altera_Forum
Honored Contributor I
81 Views

If you can design some logic for determining which of the three frequencies is present, you can dynamically reconfigure the PLL to work with that frequency.

Altera_Forum
Honored Contributor I
81 Views

Hi, gj_leeson! 

 

I have the same problem: on one pin may be clock 25MHz or 125MHz and I have a pin, which indicates this - 0 for 25 and 1 for 125. 

I read altera manuals about altpll_reconfig with several mif-files. I create the same scheme with two ROMs, MUX, pll_reconfig and pll. I create two mif-files from pll wizard for two input clocks. 

And my question: how should I configure the pll? The default PLL settings are for 125MHz, because this situation is more difficult for scheme and TimeQuest timing analyzer. Am I right or not? 

What would you advise in this case? 

 

Thanks!
Altera_Forum
Honored Contributor I
81 Views

125Mhz default sounds correct.

Reply