Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21260 Discussions

About Arria10 configuration

Yamada1
Beginner
965 Views

I'm having a hard time with Arria 10 configuration not going well.

The device used is 10AX027H3F35E2SG, and the configuration ROM is MT25QU256ABA1EW9-0SIT TR, connected in ×4 mode.

Also, the MSEL pin setting is [2:0]=011, which is AS mode.

Since it is not possible to write to the configuration ROM with the Programmer, it would be helpful if you could teach us the following points. (Version is 18.1.1)

 

1) The procedure in Programmer is

 a) Connect the write cable to the target and start the Programmer. Confirm that USB-BLASTER is recognized in Hardware Setup.

 b) Recognize FPGA with Auto Detect. Since the FPGA selection dialog is displayed, if you check 10AX027H3, FPGA will be displayed. (MT25QU256 is not recognized at this time)

 c) If you select MT25QU256 with "Attach Flash..." and try to select a file with "Change File", the jic file will be selected. If you ignore it and select the pof file, you will get a "not supported" message.

and cannot proceed with the procedure.

Also, when trying to create jic with "Convert Programming File", only EPCQ1024 can be selected, so this method could not be taken.

 

2) The setting when creating a pof file with "Convert Programming File" is

  Configuration device: MT25QU256

  MODE: Active Serial x 4

  Advanced Options

   Check Disable EPCS/EPCQ ID check, leave the others as default.

Is there a mistake or other necessary settings?

 

Sorry for the long post, but thank you in advance.

Also, I am not good at English, so please forgive me for machine translation.

0 Kudos
1 Solution
Fakhrul
Employee
906 Views

Hi Yamada1,


Could you provide screenshots showing the error codes when the failure happens?


Regards,

Fakhrul


View solution in original post

0 Kudos
3 Replies
Fakhrul
Employee
907 Views

Hi Yamada1,


Could you provide screenshots showing the error codes when the failure happens?


Regards,

Fakhrul


0 Kudos
Yamada1
Beginner
898 Views

Thank you for your comment.

I'm very sorry, but I solved it myself.

The handbook states that when writing from JTAG in AS mode, the target design must be written after writing the SFL.

Sorry for the trouble.

0 Kudos
Fakhrul
Employee
855 Views

Hi Yamada1,


I’m glad that you find the solution, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Regards,

Fakhrul


0 Kudos
Reply