Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Active serial configuration issues

Altera_Forum
Honored Contributor II
‎12-10-2016 04:45 PM
897 Views

Im encountering an issue where when configuring over active serial the FPGA (a cyclone IV EP4CE22E22) keeps reloading the data from the Flash chip. The data is being loaded onto the flash chip using the serial flash loader over jtag, and the data on the chip has been verified using the programmer. I have looked at the data and clock signals at both the flash chip and FPGA with a scope and the signals look fine. I have tested the data loaded onto the flash chip on an earlier version of the board which has the same flash chip and FPGA and it is loaded fine on that board. Does anyone have any ideas as to what might be causing this. 

 

Thanks 

Tyler
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.