Add the serial ports of JESD204B to SignalTap, but compile failed.

[CPaul10]

Hi,

Software：Quartus Pro Edition 20.4

Hardware：Intel A10 GX PCIE Kit

I would like to catch the serial ports of JESD204B by SignalTap.

But compile failed.

If I remove the serial ports(tx/rx) of JESD204B, it compiles successfully.

Failed Messages：

Pin assignment：

SignalTap：

[sstrell]

I don't know anything about this IP, but it looks like you're trying to tap something that goes to I/O pins so it can't be both routed to the pins and routed to the core logic for the logic analyzer.  In situations like this, you should tap the internal signal that drives the register or logic that drives the pin.

[CPaul10]

Thanks, I'll try the register or logic.