Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
20556 Discussions

Agilex : Supports Ethernet AVB standard and IEEE standards

MK_086
Novice
633 Views

Dear Experts,

We are looking for an FPGA that supports AVB, and come across this,

https://www.intel.com/content/www/us/en/docs/programmable/683458/current/hard-processor-system-hps.h...

 

Went through this link,

Getting start with AVB on linux. https://tsn.readthedocs.io/avb.html

 

As the link says for AVB,

System Requirements

This tutorial has been validated on two desktop machines with Intel(R) Ethernet Controller I210 connected back-to-back and Linux kernel version 4.19.

 

Our queries are,

  1. Would this be running on Agilex FPGA AGFB014R24B2E2EV or its series?
  2. Agilex device says that it supports AVB, can you elaborate on what all Ethernet standards would be covered in it?
  3. AVB protocol is mainly for audio, and video streaming, along with this would it also support driving customized packets like udp?
  4. This protocol will be handled by FPGA or HPS
  5. How to enable this option if its in FPGA or HPS?

Thanks

 

0 Kudos
7 Replies
ZiYing_Intel
Employee
616 Views

Hi MK_086,


Thanks for submitting the issue.

Please do allow me have some time to look into the issue and I will get back to you with findings.


Best regards,

Zi Ying


0 Kudos
ZiYing_Intel
Employee
584 Views

Hi MK_086,

 

Q1. Would this be running on Agilex FPGA AGFB014R24B2E2EV or its series?

 It can be run on the Agilex FPGA AGFB014R24B2E2EV because AGF 014 is one of the device of Agilex 7 FPGA.

 

Q2. Agilex device says that it supports AVB, can you elaborate on what all Ethernet standards would be covered in it?

Ethernet standards that Agilex 7 Soc supported are as below:

a. IEEE 1588-2002 and IEEE 1588-2008 standards for precise

networked clock synchronization

b. IEEE 802.1Q VLAN tag detection for reception frames

c. Ethernet AVB

 

Q3. This protocol will be handled by FPGA or HPS?

It need depends on your design as well. For further information about the HPS and FPGA, please do refer link below, Table 28, pg 40, https://www.intel.com/content/www/us/en/docs/programmable/683458/current/hard-processor-system-in-socs.html

For further information about the HPS in Agilex 7, please do refer link below, Table 3, https://www.intel.com/content/www/us/en/docs/programmable/683458/current/additional-features-for-socs.html

 

Best regards,

Zi Ying


0 Kudos
MK_086
Novice
576 Views

Hi @ZiYing_Intel ,

Thanks for your inline inputs.

We wanted to understand more about the bullet statement in Table 28 pg40: "Ethernet AVB". This is not very clear, as per the understanding of AVB protocol it has a separate set of Ethernet IEEE standards like 802.1as & more. Looking for that information.

 

Other queries are,

  1. AVB protocol is mainly for audio, and video streaming, along with this would it also support driving customized packets like udp? We have seen the links shared but it doesn't have the required information 
  2. This protocol will be handled by FPGA or HPS
  3. How to enable this option if it's in FPGA or HPS?

Thanks

 

0 Kudos
ZiYing_Intel
Employee
519 Views

Hi MK_086,

 

Ethernet AVB can be used for time synchronization. It ensures that all devices on the network are synchronized to the same clock.

 

I think Ethernet AVB should be handled by both FPGA and HPS. Below is the overview of the Agilex 7 and Soc.

 

Best regards,

Zi Ying


0 Kudos
MK_086
Novice
509 Views

Hi @ZiYing_Intel ,

The shared overview part is not visible in the post.

Yes, Ethernet AVB can be used for time synchronization. We are looking for details on how to use this feature in FPGA/HPS. If any instructions are available for the same that would be helpful.

Thanks

 

0 Kudos
ZiYing_Intel
Employee
460 Views

Hi,

 

Unfortunately, currently we don't have specific documentation that about using the Ethernet AVB on the FPGA.

 

For the picture, you may refer to link below, Section 1.2, figure 1, pg 6, https://www.intel.com/content/www/us/en/docs/programmable/683458/current/fpgas-and-socs-block-diagram.html

 

Best regards,

Zi Ying


0 Kudos
ZiYing_Intel
Employee
445 Views

Hi,


Since I have addressed your question and no hear any feedback from you, I am now close the case.

If you have another questions after the case closed, please do feel free to submit another issue.


Best regards,

Zi Ying


0 Kudos
Reply