Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
19820 Discussions

All Guide to use LVDS clock for Cyclone V

Altera_Forum
Honored Contributor II
1,060 Views

Hi, 

How can I use lvds clock for dedicated input pins of cyclone V?
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
153 Views

Ok. many thanks Alex.

Altera_Forum
Honored Contributor II
153 Views

Can you update this link or give the document number/title? Might have moved

Altera_Forum
Honored Contributor II
153 Views

See the "LVDS, RSDS, SLVS, and Mini-LVDS Termination" section, page 5-55, of the "cyclone v device handbook (https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/hb/cyclone-v/cv_5v2.pdf)". 

 

Cheers, 

Alex
Reply