Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18955 Discussions

Altera Cyclone IV - internal registers debugging options

Tom_BGU
Beginner
140 Views

Hello all,

I'm using QuestaSim to examine my IP realization.

Not all internal wires and register (shown in the RTL viewer) can be examined by the verification tool. How can I "ask" the verification tool to enable adding specific registers and wires to the wave graphs?

I'm using Quartus 18.1.

Thanks,

Tom 

0 Kudos
1 Reply
SyafieqS
Moderator
110 Views

Hi Tom,


Did you manage to work on this? Any update on the issue?


Reply