Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18978 Discussions

Are IBIS package models available for Arria 10 FPGAs?

CHenr14
Beginner
245 Views

This file would have information under [Define Package Model]​ in an IBIS file and be specific for each FPGA package. It correlates to the netlengths available on the website used for DDR/high speed length matching and analysis. Thanks!

0 Kudos
4 Replies
BoonT_Intel
Moderator
209 Views

Hi Sir,

Here is the IBIS package available for all FPGA device, including Arria 10.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout...

IBIS model is depend on which IO standard and termination setting that you set in the Quartus design.

CHenr14
Beginner
209 Views
Thank you. I have that file, but it does not contain the internal pin delays that would be in a [Define Package Model]​ keyword which will make DDR4 timing analysis more accurate. If the package model is not available, can the RLC values for each pin be provided so I can calculate the IBIS delays? The exact part number is 10AS022E3F29I1HG. Thank you again, Carolyn
BoonT_Intel
Moderator
209 Views

Hi Carolyn,

As I know, that is the only IBIS model that available. It allow you to run the IBIS simulation based on specific IO. If you want o include the package delay, you can get the pin net length following the instruction as stated in this link: https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

Hope this helps

BoonT_Intel
Moderator
209 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Reply