I'm working on an Arria II board on which we are trying to run a ddr3 SDRAM.
When I tried to fit the design I got some errors regarding the over bidirectional pin assignment in the I/O module.
I guess my board is useless now but to fix the next version I need to know how to properly assign the I/O pins and how to distribute them among I/O modules?
From where I can find out which pin belongs to which I/O module?
I'm not sure I understand what you mean by an "I/O module". Do you mean an I/O bank? What are the exact error messages you are getting from the tool?
Can you also show your pin assignments in the Pin Planner?
For more complete information about compiler optimizations, see our Optimization Notice.