Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19664 Discussions

Arria10 Embedded Memory

Yamada1
Beginner
93 Views

I have a question about Embedded Memory. I plan to use Arria10's M20K block RAM with 2-Port RAM.

In figures 1 and 4 of the user guide, the input signal to the RAM block transitions at the falling edge of the clock. I could not find a hold time specification for the input of the RAM block, so am I correct in understanding that the timing in the figure is recommended?

We are not familiar with English, so please forgive us for posting machine-translated sentences.

I'm sorry to bother you when you're busy, but it would be helpful if you could teach me.

0 Kudos
1 Solution
ShengN_Intel
Employee
60 Views

Hi,


Check out this document link https://www.intel.com/content/www/us/en/docs/programmable/683240/17-0/about-embedded-memory-ip-cores... (Page 41) onwards, the Design Example may be can help you as well.


Thanks,

Best Regards,

Sheng


View solution in original post

4 Replies
FvM
New Contributor III
83 Views

Generally, timing analysis will take care of sufficient hold time. You'll notice that maximal A10 block RAM clock frequency is rather high, e.g. > 500 MHz. Respectively you can expect a low hold time requirement, probably < 1 ns. 

Yamada1
Beginner
54 Views

Mr. FvM

 

Thank you for your answer.

It was very helpful.

ShengN_Intel
Employee
61 Views

Hi,


Check out this document link https://www.intel.com/content/www/us/en/docs/programmable/683240/17-0/about-embedded-memory-ip-cores... (Page 41) onwards, the Design Example may be can help you as well.


Thanks,

Best Regards,

Sheng


Yamada1
Beginner
54 Views

Thank you for your answer.

I checked the documentation.

Even in the simulation waveform, the input to the RAM block was transitioned at the falling edge of the clock, so I recognized this as a recommendation.

Reply