Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20645 Discussions

Arrow Cyclone V SoC problem with preloader

Altera_Forum
Honored Contributor II
1,735 Views

Hello. 

 

I'm trying to execute program Altera-SoCFPGA-HardwareLib-FPGA-CV-GNU from examples on Arrow Cyclone SoC. 

And I see this message: 

 

ERROR(TAD43-NAL52): # in D:\FPGA\Altera\FOG_new_cyclone5\sockit_ghrd\software\Altera-SoCFPGA-HardwareLib-FPGA-CV-GNU\debug-hosted.ds:4 while executing: reset system 

! Failed to reset device Cortex-A9_0 

! Cannot attain state requested. 

 

I have the same problem with my own preloader: 

1. Download sockit_ghrd from rocketboards.org 

2. Generate Qsys system 

3. Open bsp-editor from command shell and generate preloader from handoff files 

4. Run make in folder spl_bsp 

5. Run eclipce 

6. Create new debug configuration and debug it 

 

What am I doing wrong?
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
752 Views

Problem solved. 

All examples are working good for Altera SoC.  

 

Unfortunately, they are not compatible with Arrow SoC. Furthermore, script preloader.ds from bsp-editor also don't work on Arrow SoC. 

Now we are using self-made .ds and it's working great.
0 Kudos
MscMechatronics
744 Views

Dear fellow programmer,

I'm experiencing similar problem. I'm receiving following error:

"

Connected to running target Altera - Cyclone V SoC (Dual Core)
cd "C:\Users\fd\Downloads\Altera-SoCFPGA-HardwareLib-I2C-CV-GNU"
Working directory "C:\Users\fd\Downloads\Altera-SoCFPGA-HardwareLib-I2C-CV-GNU"
source /v "C:\intelFPGA\18.1\embedded\ds-5\sw\debugger\configdb\Scripts\altera_target_check.py"

No SYSID registers could be found. Has a peripheral description file been supplied?

source /v "C:\Users\fd\Downloads\Altera-SoCFPGA-HardwareLib-I2C-CV-GNU\debug-hosted.ds"
+reset system
+stop
Target has been reset
Execution stopped in SVC mode at S:0xC00001D4
ERROR(CMD256-TAD10-NAL52):
! Unable to display contents at location "S:0xC00001D4"
! Failed to read 4 bytes from address S:0xC00001D4
! Cannot attain state requested.
+wait 30s
+set semihosting enabled true
WARNING(TAB31): Semihosting disabled
+loadfile "$sdir/u-boot-spl.axf" 0x0
ERROR(CMD16-TAD274-NAL52):
# in C:\Users\fd\Downloads\Altera-SoCFPGA-HardwareLib-I2C-CV-GNU\debug-hosted.ds:16 while executing: loadfile "$sdir/u-boot-spl.axf" 0x0
! Failed to load "u-boot-spl.axf"
! Failed to write 40,196 bytes to address S:0xFFFF0000 while writing block of 4,096 bytes to address S:0xFFFF0000
! Cannot attain state requested.
ERROR(CMD656): The script C:\Users\fd\Downloads\Altera-SoCFPGA-HardwareLib-I2C-CV-GNU\debug-hosted.ds failed to complete due to an error during execution of the script

"

Would be helpful if anyone can point me in the right direction to resolve this.

Best regards,

Filip

0 Kudos
Altera_Forum
Honored Contributor II
752 Views

Hi Mike, I have a same problem. 

 

Can you upload your debug script? 

 

regards.
0 Kudos
Reply