- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As the title suggests I am interested in the behaviour of the PLL output clock of the Altera/Intel MAX10 during the following edge cases:
- reset (areset = '1')
- phase-frequency-detector disable (pfdena = '0')
- lock-loss (areset = '0', pfdena = '1', locked = '0')
Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page