Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20867 Discussions

Bug in HDMI TX IP preventing back-to-back writes to HDMI I2C master

Talavai
Novice
609 Views

HDMI IP 23.2-19.7.2, being configured as Source/TX with FRL support, AXI4S video interface (VVP Full), and I2C master, does not accept back-to-back writes to I2C master registers. The attached simulation waveform demonstrates that only one write strobe (Avalon MM write pulse) was passed through the DEMUX to the I2C master, while the external Avalon MM master performed three writes (to SCL_LOW, SCL_HIGH, and SDA_HOLD). Registers read back sequence confirms that only the first register in the write sequence, SCL_LOW, is modified.

Back-to-back write operations to HDMI IP I2C master.png

Labels (1)
0 Kudos
2 Replies
Talavai
Novice
594 Views

Please disregard this question as posted in the incorrect forum.

0 Kudos
ZH_Intel
Employee
502 Views

Hi Talavai,

 

Thank you for reaching out.

As you mention this question is posted in the incorrect forum and duplication question to this case (Bug in HDMI TX IP preventing back-to-back writes to HDMI I2C master) .

With that, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.

 

Thank you.

 

Best Regards,

ZulsyafiqH_Intel

 

 

0 Kudos
Reply