Burst count limit avalon master bfm

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Burst count limit avalon master bfm

1,018 Views

Hi ,

I am using avalon master bfm with burst count of 32.

While simulating i am getting the below error in elaboration.

Error :object width exceeds implementation limit (16000000bits)

What it means ? Please someone help me ..

Thanks

Venkat

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.