Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21256 Discussions

C10 GX Passive parallel configuration issue, not using PFL module

DeanK77
Beginner
573 Views

I have a PCBA that is setup in the following manner with the D[7:0] not going through the CPLD but rather is in a "flyby" type configuration. The FPGA (C10 GX)  FPGA code has a Nios in it that runs from the FLASH after the FPGA is configured. Not using a PFL in the CPLD, its a design we have used in the past.

 

DeanK77_0-1721228388554.png

DeanK77_1-1721228608181.png

I program the FLASH through JTAG using a MFG code load for the FPGA (that simple has PFL module in it). I create a combined pof using the convert programming files loaded with a HEX file for the FPGA and one for the NIOS code. To create the HEX file for the FPGA ahead of time I used convert programming files to convert the sof to .hexout (with addr offset 0x0A0_0000) then renamed to .hex. I can program the FLASH with this combined pof file and it says success in programming he FLASH. 

 

At that point if I manually load the FPGA using the sof from JTAG the Nios boot fine as it can read its code from the FLASH. That works every time.

 

However, when trying to parallel load the FPGA from FLASH using the CPLD, the FPGA  asserts STATUS_N low about 300k DCLKs into the configuration.  So this fails, same way each time.  I looked at the combined POF file and it looks like it has content starting at the FPGA offset (in this case 0x0A0_0000).

I also simulated (the fully synchronous) CPLD code and it looks like it starts at the correct address offset ( 0x0A0_0000) in FLASH for the FPGA programming info and continues onward. I have chck the schematic address and data line pinouts. I used a logic analyer to look at DCLK,  STATUS_N, CONFIG_N, STATUS_N. I am getting read with probes on D[7:0], address is difficult to probe on the board (but the NIOS boots/runs fine) so pretty sure its good.

 

Any thoughts on what might be going wrong. File conversion issue?  Thank you.

 

 

 

 

 

 

 

 

 

Labels (1)
0 Kudos
4 Replies
Farabi
Employee
448 Views

Hello, 

 

I am sorry for late replying you. 

I need to understand your setup. 

- no PFL is used. 

- data pins directly connected from flash to FPGA(Cyclone 10 GX).

 

From Cyclone 10 GX user guide,  PS/FPP (MSEL mode = 000)  the flash is only connected to CPLD, not directly to FPGA. CPLD will handle the data transaction during configuration. For your setup, how this is handled? 

The flash programming is successful because Quartus connected to CPLD via JTAG and CPLD directly connected to Flash. 

To configure FPGA from flash, CPLD need to handle all the configuration signals. This is where your setup fail. 

 

From previous experience, most common mistake from users is the option bits generated for FPGA is not the same with what has been set into CPLD/Flash. You can check in the .map report file after Quartus compilation to compare. 

 

pflii_implementation.png

 

regards,

Farabi

0 Kudos
DeanK77
Beginner
420 Views

Hello and thank you for the reply. I solved this over the past weekend by generating an uncompressed rbf file then, using a (non intel) tool I found on line (srecord-1.65.0-win64) to convert the rbf to an address offset intel hex file format. Then I used the convert programming file Intel tool to combine my Nios executable  Hex files and the FPGA (now hex format) files into a single pof, that I used with my MFG FPGA image (with a PFL) to program the FLASH device attached to the FPGA. Using the intel convert programming file tool for direct  sof to pof conversion creates data not suitable for a direct FPP loading apparently (by examining the raw files in a binary viewer I confirmed that). It would be nice(r) if quartus could convert sofs directly to hex for this purpose. Until then I will use the third party tool I found.

 

Thank you again.

 

0 Kudos
Farabi
Employee
392 Views

Hello, 

 

Thanks for the update. Good to hear you solved the problem. 

May I know the external tool you used to convert the file? 

We need to study this and do comparison what is wrong with current file converters, so we can fix it. 

 

best regards,

Farabi

0 Kudos
Farabi
Employee
296 Views

Hello,


I am returning this case back to community. If you have new question, please raise new ticket, we will be happy to support.


regards,

Farabi


0 Kudos
Reply