Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

CLK pin voltage on Cyclone IV devices

Altera_Forum
Honored Contributor II
1,465 Views

Specifically referring to the EP4CE6 devices, which have a core voltage of 1.2V, what logic level should the CLK input pins be at? Do they reference the core 1.2V level or the VCCIO level of the bank the CLK pin is located in? 

 

Thanks for the answer.. I'm still a noobie starting out here:)
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
278 Views

I believe it will depend on which I/O standard that you used for the CLK input pins.

0 Kudos
Altera_Forum
Honored Contributor II
278 Views

 

--- Quote Start ---  

I believe it will depend on which I/O standard that you used for the CLK input pins. 

--- Quote End ---  

 

 

Thanks, that's what I was going to go with:)
0 Kudos
Reply