Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18980 Discussions

CPLD(EPM1270-F256) I/O Status

Altera_Forum
Honored Contributor II
941 Views

I'm using EPM1270-F256(ALTERA MAX II CPLD) in Ultrasound system control pannel 

K6 of I/O port is used input port. 

That is connecting with switch and PC power signal. 

That i meane checking switch action. 

 

I knew that I/O port is floating in normal status. 

But, I had seen that port short with internal GND in CPLD. 

 

So, I would like to how I/O port can that status. 

 

What case cause that status(short with GND?
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
194 Views

In the project settings you can set all unused I/O to connect to GND. That may be the case. 

 

If so, it will be fine to use this pin for a new input signal. 

 

Cheers, 

Alex
Altera_Forum
Honored Contributor II
194 Views

Thank you for reply. 

 

I had defined K6 port used pin and be input. 

That means K6 is floating status. 

 

But it changed status that short with GND. 

 

So, my question is what case cause to change I/O status. 

 

Regards, 

Son.
Altera_Forum
Honored Contributor II
194 Views

Do you actually use the signal, that goes in on pin K6, in your design? Even if you specify that it's an input at your top level, unless it's used for something it will be treated as unused. 

 

Cheers, 

Alex
Reply