Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
20554 Discussions

CPLD constraints

GD76
Novice
2,204 Views

Where can I get information on locking all the macrocells through SDC file? The constraint editor document I have is talking about doing it through pin planner but like to do it through constraint SDC text file.

0 Kudos
1 Solution
SyafieqS
Moderator
2,106 Views

Ganesan,


May I know if there is any update?


View solution in original post

0 Kudos
5 Replies
sstrell
Honored Contributor III
2,193 Views

The SDC file doesn't lock anything.  It just provides timing requirements to the Fitter.  I'm not sure what you mean by "locking macrocells".

0 Kudos
GD76
Novice
2,182 Views

How to lock the routing of some signals to macrocells so build to build the routing does not change. 

0 Kudos
sstrell
Honored Contributor III
2,160 Views

The best method for doing this is to use a block-based design flow where you divide your design into design partitions and then "lock down" each partition as you complete its optimization.  See the block-based design flow user guide:

https://www.intel.com/content/www/us/en/programmable/products/design-software/fpga-design/quartus-prime/user-guides.html

If you're using Standard instead of Pro, look in the documentation for the "incremental compilation" feature.

0 Kudos
SyafieqS
Moderator
2,132 Views

Hi Ganesan,


I assume locking signal to microcell is probably feature like logic lock region and design partition in Quartus. You can preserve logic there are few method like logic lock, design partition post fit and back annotate. May refer to link below for details


  1. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-design-optimization.pdf
  2. https://www.youtube.com/watch?v=XO0Qi_zIpPs



0 Kudos
SyafieqS
Moderator
2,107 Views

Ganesan,


May I know if there is any update?


0 Kudos
Reply