Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18486 Discussions

CYCLONE10GX SERDES clock

Altera_Forum
Honored Contributor I
833 Views

Hello, 

CYCLONE10GX. In one bank I have two groups of LVDS inputs to hard SERDES.  

I need to clock inputs to one group directly and the other group with 180 degree phase (inverted) shifted fast clock. 

Is there a possibility to choose receiver fast clock inversion in cyclone10gx_io_serdes ? 

Thanks
0 Kudos
0 Replies
Reply