Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Can the MAX10 FPGA, 10M02SCE144 package pins 77 and pin 116 be used as general purpose pins ? Dito for 10M50SCE144, pins 30, 50, 58, 62, 80,135 ?

KNylu
Beginner
‎04-30-2019 12:34 PM
718 Views

The 10M02SCE144 package -pin 77 and 116 do not have any designation regarding IO performance at all. Same with 10M50SCE144 pins 30, 50, 58, 62, 80,135.

The xls and pdf pin files (on Intel website) for these package do not classify them as "low speed" or "high speed".

Quartus I/O assignment analysis does not report an error for my signals connected to these pins.

Can I really use them as general purpose pins ?

What are the limitations for these pins ?

0 Kudos

Link Copied

1 Reply
Rahul_S_Intel1
Employee
‎05-02-2019 09:47 AM
338 Views
Hi , These pins can be used for GPIO but cannot be used as differential pair. These pins usually comes for migration of the devices
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.