Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

Clk osc stability for Cyclone III

Altera_Forum
Honored Contributor II
‎11-12-2010 01:36 AM
978 Views

Dear experts, 

 

What is the clock oscillator stability needed for Cyclone III? Is +/- 250ppm fair enough to clock the device? 

 

Kindly advise & thx, 

Skw
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-12-2010 07:07 AM
252 Views

Cyclone III doesn't require a particular frequency accuracy (that's, what's indicated with the ppm quantity). For PLL operation, clock jitter must not exceed a certain limit. But it's usually achieved by all kinds of crystal oscillators.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.