Hi 卓袁000 ,
You can have a look at our Example Design in FPGA design store:
I hope this will help.
I can tell you from experience this will be a very difficult, frustrating and time consuming process.
For more complete information about compiler optimizations, see our Optimization Notice.