Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21464 Discussions

Configuring DDR4 interface as Slave

Mehdi1234
Beginner
1,285 Views

Can DDR4 interface be configured as Slave. I want to make a FPGA based NV memory device  having a similar electrical/protocol interface as SDRAM  which means configuring the DDR4 interface of the FPGA as Slave. 

Labels (1)
0 Kudos
5 Replies
FvM
Honored Contributor II
1,267 Views

Hi,
you don't refer to a specific FPGA family.


I believe it could be possible to reuse Arria 10 or Stratix 10 DDR4 PHY for the intended purpose, but it means to design a DDR4 device controller from the scratch. At the end you might stumble upon a missing feature of the existing hard IP. Sure you  want to take this rocky road?

0 Kudos
Mehdi1234
Beginner
1,222 Views

Do you have a better suggestion? Is the FPGA DDR3/4 Phy interface a DFI?

0 Kudos
AdzimZM_Intel
Employee
1,195 Views

Hi,


Thank you for submitting you question in Intel Community.

I'm Adzim will assist you in this thread.


The DDR4 EMIF IP can be configured as Hard PHY Only and Hard PHY and Hard Memory Controller.

If you intended to use your own memory controller, then you can generate the Hard PHY Only DDR4 EMIF IP.


The DDR4 EMIF IP is used AFI.

DFI is not officially supported by Intel.


Regards,

Adzim


0 Kudos
Mehdi1234
Beginner
1,180 Views

Hi Adzim,

 

Thanks for the help. 

 

When DDR4 EMIF IP is configured as hard PHY Only, can it be used be used as a Slave? Do you anticipate any issues with caIibration?

 

I like to make a simple prototype as shown below. Do you think this is possible? I don't need that much logic; just the AFI to block ram interface and some block RAM for testing. Which FPGA do you recommend; Stratix, Arria, or something else. I only need 8 lanes of DDR4. For prototype, I can even use DDR3.

 

Mehdi1234_0-1701287545494.png

 

0 Kudos
AdzimZM_Intel
Employee
1,143 Views

Hi,


I think the calibration should be okay.

There is a sequencer that will calibrate the memory interface with the memory device.


The purpose of the EMIF IP should be the same which is to perform read or write transaction.


I think the idea of your prototype is looks okay.

Maybe you can try in simulation first.


For the devices, DDR4 protocol is supported by Arria 10, Stratix 10 and Agilex devices.

If you go to EMIF IP Support Center page, there is a device selector tool that you can use to check the performance of the devices.

Link: https://www.intel.com/content/www/us/en/support/programmable/support-resources/support-centers/emif-support.html


You may refer to that link for EMIF related resources.

It's may not contains everything but you can ask here if you have any question about the EMIF IP.


Regards,

Adzim



0 Kudos
Reply