Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20672 Discussions

Cyclone 10 GX IBIS input models

fkeflkafakawfkawlfja
354 Views

I'm using the Cyclone 10 GX. I'm trying to simulate a 1.8 V LVCMOS FPGA input with a 50 Ohm termination. Does Intel provide this kind of model?

 

I made another post about it but closed it too soon: https://community.intel.com/t5/Programmable-Devices/Cyclone-10-GX-IBIS-models/m-p/1458114

 

That post mentioned the 50 Ohm termination in the ramp section of the IBIS model, but as far as I am aware, the ramp section of the IBIS models are used for outputs, not for inputs. So that model would be for an output with a 50 Ohm source-series termination.

 

What I am looking for is a model of a 1.8 V LVCMOS FPGA input with the 50 Ohm parallel termination.

Maybe that model doesn't exist? If not, what is the intended method to simulate that situation? Do you have to place the parallel termination on your own, and would that even be accurate?

 

I see in the Excel spreadsheet that describes the models that some of them do in fact have 50 Ohm parallel terminations, just none of the 1.8 V LVCMOS models.

0 Kudos
2 Replies
AqidAyman_Intel
Employee
299 Views

Hi,


I checked this with the internal team regarding this issue.


And they confirmed that, unfortunately no, it wasn’t supported for Cyclone 10 GX. You will need to use voltage referenced IO standard instead.


Apologies for the inconveniance.


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
273 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply