Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Cyclone 10 LP

Altera_Forum
Honored Contributor II
‎01-11-2018 10:02 AM
1,176 Views

how to interface SPI in cyclone 10 LP FPGA and FRDM-25KLZ through PATFORM DESIGNER. 

 

 

Thank you, 

Preeti
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎01-15-2018 05:43 AM
362 Views

Hi, 

 

Using QSYS/Platform designer design a system, With SIP IP and export the interface and connect physically to the FRDM-25KLZ board. 

Set appropriate slave/master configuration in SPI IP. 

https://www.alteraforum.com/forum/attachment.php?attachmentid=14665  

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Preview file
23 KB
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-18-2018 10:38 AM
362 Views

thank you so much

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-18-2018 11:50 AM
362 Views

where to give the inputs,as I m supposed to generate a clock of 1 MHZ.we is the testbench and how to generate it.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.