Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18511 Discussions

Cyclone 10GX default register state on power up

designEngineer
New Contributor I
180 Views

What is the default register sate for Cyclone 10GX devices on power up?

I found in the core fabric and general i/o handbook that MLABs power up cleared but can't find anything about regular ALM registers.

I also found that the DEV_CLRn pin can reset all registers in the device but I need to know if registers come up cleared on power up without using that pin.

The background for that question is about handling the reset for the design after programming. If only a clock is provided from the outside, I would like to have a counter count up to a certain value at which the internal reset gets released and everything starts up. For that to work I need to know that the counter registers are coming up cleared.

If the registers generally are not coming up cleared on power up, is there a way to set a power up default value to specific registers in the RTL? For example, would:

logic [23:0] reset_cnt = 'd0;

synthesize to a design that defaults those registers to 0 on power up?

 

Thank you!

0 Kudos
1 Solution
sstrell
Honored Contributor III
162 Views

All registers power up low.  Memories can be initialized with a memory initialization file (.mif or .hex), but initially at power on, everything is low.

View solution in original post

4 Replies
sstrell
Honored Contributor III
163 Views

All registers power up low.  Memories can be initialized with a memory initialization file (.mif or .hex), but initially at power on, everything is low.

View solution in original post

designEngineer
New Contributor I
159 Views

Thanks for the reply. Is this stated in any datasheet, user guide or any other official documentation?

sstrell
Honored Contributor III
146 Views
Reply