Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19225 Discussions

Cyclone III EP3C10F256C6N JTAG TMS TDI internal pull-up power?

Altera_Forum
Honored Contributor II
808 Views

Hi 

 

Cyclone III EP3C10F256C6N VCCIO Bank1 : 1.8V 

 

After use PS_MODE to download rbf file. 

The TMS and TDI two pin will have internal pull-up. 

It's seems not pull up to VCCIO1,have some leakage path will cause VCCIO1 to 1.9V 

If I short TMS and TDI to GND, can make VCCIO1 back to 1.8V. 

 

Does any body the detail TMS and TDI internal pull-up circuit? 

Is possible turn off the internal pull-up after download rbf file? 

 

 

Thanks a lot for help 

Albert
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
98 Views

Hi, 

 

Programmable pull-up resistors are not supported on the dedicated configuration,JTAG, and dedicated clock pins. 

Refer page 103:https://www.altera.com/en_us/pdfs/literature/hb/cyc3/cyclone3_handbook.pdf 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Reply