- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
Cyclone III EP3C10F256C6N VCCIO Bank1 : 1.8V After use PS_MODE to download rbf file. The TMS and TDI two pin will have internal pull-up. It's seems not pull up to VCCIO1,have some leakage path will cause VCCIO1 to 1.9V If I short TMS and TDI to GND, can make VCCIO1 back to 1.8V. Does any body the detail TMS and TDI internal pull-up circuit? Is possible turn off the internal pull-up after download rbf file? Thanks a lot for help AlbertLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Programmable pull-up resistors are not supported on the dedicated configuration,JTAG, and dedicated clock pins. Refer page 103:https://www.altera.com/en_us/pdfs/literature/hb/cyc3/cyclone3_handbook.pdf Best Regards, Anand Raj Shankar (This message was posted on behalf of Intel Corporation)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page