Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19528 Discussions

Cyclone III EP3C10F256C6N bank1 1.8V setting

Altera_Forum
Honored Contributor II
893 Views

https://alteraforum.com/forum/attachment.php?attachmentid=14936&stc=1 Hi, 

 

Use EP3C10F256C6N the Bank 1 can't setting to standard 1.8V 

detail as attach img. 

Which setting should I need? 

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
136 Views

Unreadable .jpg attachment. Try with different image formats to bypass the forum software image downsizing, and review your posts after sending it. 

 

The requirement is that all IO-standards assigned explicitly (or implicitly by defaults) in a bank must be compatible. 

 

Bank1 contains the configuration pins, Quartus doesn't recognize 1.8V as legal configuration pin voltage. Only in case of PS scheme, you are able to override the check, but it's not possible for AS or FPP.
Altera_Forum
Honored Contributor II
136 Views

Use PS scheme can override the check! 

 

Thank for your help.
Reply