Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19206 Discussions

Cyclone IV IBIS Model

Altera_Forum
Honored Contributor II
1,185 Views

Hi, 

i'm performing a board simulation that use a Cyclone IV FBGA-484. I need to simulate an address line (50 ohm impedance trace) from FPGA (pin A9 - IO/DIFFIO_T24n) to an SRAM. The VCCIO is 3.3V for the bank. The net is in the Bank 8 (top bank) so according to IBIS model user guide i need to select a model with <I/O> field that start with "c". What is the best model to use to simulate this net? Do i need a model with the 50ohm OCT? 

 

Thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
116 Views

Hi  

 

Yes you need to model with OCT.  

You can download the package model specific to the device from website or generate the PIN based model using quartus tool. 

Check the linkhttps://www.youtube.com/watch?v=izcvszgu2ws 

https://www.youtube.com/watch?v=46kj1yr2-z4 

For simulation the link 

https://www.altera.com/support/support-resources/download/board-layout-test/ibis/ibs-about_ibis.html 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Reply