Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21154 Discussions

Cyclone® V SE 5CSEBA6U23I7 have sleep or low-power mode?

BXia
New Contributor I
923 Views

Hello,

I have a question, does the Cyclone® V SE 5CSEBA6U23I7 have sleep or low-power mode?

In the P345 of Cyclone V Hard Processor System Technical Reference Manualhttps://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_5v4.pdf?wapkw=Cyclone%20V%20device%20handbook , it describes the Low-power mode can be enabled by setting the cclk_low_power bit of the clkena register to 1.

In the P12 of Cyclone V Device Overview manual, the low-power mode is a power option, as shown in the L letter in the FPGA chip. But there isn't letter L in the Cyclone® V SE 5CSEBA6U23I7, that's mean this FPGA hasn't low-power mode?

Appreciate if anyone can explain this, thanks in advance.

0 Kudos
1 Reply
EBERLAZARE_I_Intel
901 Views

Hi,

 

Yes, the Cyclone® V SE 5CSEBA6U23I7 does not have low power option, as there is no "L" in the part number.

Only below devices with the part number as in below table has the low power option in Cyclone V SE and SX:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_51002.pdf#page=3

 

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_51002.pdf#page=3

0 Kudos
Reply