Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

Cyclone V - pin connections for entire bank unused

Altera_Forum
Honored Contributor II
‎03-06-2018 06:45 PM
1,153 Views

I am designing with the 5CEBA2 device and I have two entire banks of pins that I do not need to use. Can I tie the VCCIO pins to a rail, like 3.3V, in case I need to use those pins on the next iteration of the design, or should I tie to GND, or NC the VCCIO pins?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-06-2018 09:15 PM
390 Views

Clearly stated in the handbook, all VCCIOs must be powered.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.