Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18513 Discussions

DFE and CTLE reconfiguration in Arria V GZ

PPerd2
Novice
292 Views

Hello, FPGA-engineers.

I have a problem with implementation RX equalization in 10GBASE-KR PHY IP in Arria V GZ.  
My project works correctly with Auto-Negotiation (reconfiguration PMA), Link-Training (reconfiguration PCS) and FEC options. 

But when I enable options "Enable RX equalization" in 10GBASE-KR PHY settings and "Enable DFE block", "Enable AEQ block" in Transceiver Reconfiguration Controller settings  -- nothing happens.
I.e., the 10GBASE-KR PHY does not initiate a DFE and CTLE reconfiguration process. Signals dfe_start_rc and ctle_start_rc are always zero. 
I tested in modelsim and in hardware. Why is this happening?

Screenshots of settings 10GBASE-KR PHY:

 

Spoiler
ScreenShot234.pngScreenShot235.pngScreenShot236.pngScreenShot237.pngScreenShot238.png

Screenshots of settings Transceiver Reconfiguration Controller:

 

 

Spoiler
ScreenShot239.png

Screenshots of settings Reset Controller:

 

 

Spoiler
ScreenShot240.png

Apart from this I found an old project example and there was a similar problem -- signals dfe_start_rc and ctle_start_rc are always zero.

 

Part of wave in Modelsim:

 

Spoiler
ScreenShot241.png

I will be grateful for any help.

 

0 Kudos
1 Solution
Deshi_Intel
Moderator
274 Views

HI,


I read from below KDB guideline, Enable the setting in transceiver reconfig controller only "enable the register spacing of the feature, but the feature itself is not enabled by default".


User is still expected to perform dynamic reconfig write/read on the run time to enable the feature.


Thanks.


Regards,

dlim



View solution in original post

4 Replies
Deshi_Intel
Moderator
275 Views

HI,


I read from below KDB guideline, Enable the setting in transceiver reconfig controller only "enable the register spacing of the feature, but the feature itself is not enabled by default".


User is still expected to perform dynamic reconfig write/read on the run time to enable the feature.


Thanks.


Regards,

dlim



View solution in original post

Deshi_Intel
Moderator
274 Views

For instance, you can reer to user guide page 579,580 (table 17-15, 17-16) for the register access of controlling AEQ register.


Thanks.


Reagrds,

dlim


Deshi_Intel
Moderator
274 Views
Deshi_Intel
Moderator
249 Views

HI,


I have not hear back from you for quite some time.


Hopefully my earlier feedback is useful to you and you are making progress in your project development


For now, I am setting this case to closure.


Thanks.


Regards,

dlim


Reply