DRC custom rules / user guide

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

DRC custom rules / user guide

1,115 Views

Is there any user guide available for creating DRC custom rules? I need to prepare .xml file. My requirement is to report any flip-flop in the design which does not have a clock connection. Is the DRC, good way to do this or there is any other method available in Quartus II?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.