- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
According to the footprint data sheet for the 10M02DCV36I7G WLCSP-36 package, pin A1 is up to the left looking from the bottom view.
But if you download the footprint from Mouser it shows
the A1 up to the left, it seems that the creator of the footprint has misunderstood
the datasheet?
Is it a correct interpretation, based on Intel’s
datasheet, that A1 should be up in the left corner if you would make the footprint from scratch (looking from above) ?
The footprints can be found here
and more specific
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/packaging/04r00486-00.pdf
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Thank you for contacting Intel community.
I believe the link that was shared was referring to device packaging specification and dimension.
Sorry to let you know that Intel FPGA do not provide support for PCB footprint symbols for FPGA and CPLD device families, similar to configuration devices.
However, we will continue the support by providing the schematic symbol which you can download from the link above. You could have the schematic symbol in .olb format from the link below:
https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout-test/pcb/pcb-cadence.html
Regards,
Aiman

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page