Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20888 Discussions

Default GPIO status of Cyclone 10 LP

gowtham_m_p
Beginner
441 Views

Hi,

 

We are using 10CL040YF484C8G in our design. Can you Tell us the default IO status before and after configuration?

 

As mentioned in Cyclone 10 LP Handbook, 
 
In Section 9.2.2 it is mentioned that before configuration the IO Pins are tri-stated,

gowtham_m_p_1-1689073418735.png

but in section 6.3.2 the IO states are mentioned that configured as weak pull-up. 

gowtham_m_p_2-1689073574320.png

 

gowtham_m_p_3-1689073719530.png

 

Please clarify the default status of IO pins in cyclone10 LP FPGA.

 

Thanks and Regards,

Gowtham M P

 

 

Labels (1)
0 Kudos
2 Replies
AqidAyman_Intel
Employee
359 Views

Hi Gowtham M P,


Thank you for reaching out Intel FPGA Community.


I would say, from my understanding, the default I/O status before configuration and after power up is tied to internal weak pull up. The I/O pins will be in tristate condition during the power up is happening.


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
315 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply