Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Design files for Application Note AN367

msebb
Novice
631 Views

Hi,

There is application note < AN 367: Implementing PLL Reconfiguration in Stratix II Devices > available at:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an367.pdf

Page 31 mentions that there is a design example #3 titled < Implementing Phase Shift Stepping Using the ALTPLL_RECONFIG Design with Write Parameters>.

I can’t find the files for that design example.

Can you provide us the files or the link to download them?

Thanks

0 Kudos
1 Solution
Farabi
Employee
604 Views

Hi , 

 

Please find the design examples for the AN 367 in attachments. 

1. Example 1 : xxx_Library_10.zip

2. Example 2 : xxx_Library_11.zip

3. Example 3 : xxx_Library_12.zip

 

regards,
Farabi

View solution in original post

0 Kudos
3 Replies
Farabi
Employee
605 Views

Hi, 

I am Farabi to support you on this request. Please allow sometime for me get the design example. I will forward to you once I got the design example you need. 

 

regards,
Farabi

0 Kudos
Farabi
Employee
605 Views

Hi , 

 

Please find the design examples for the AN 367 in attachments. 

1. Example 1 : xxx_Library_10.zip

2. Example 2 : xxx_Library_11.zip

3. Example 3 : xxx_Library_12.zip

 

regards,
Farabi

0 Kudos
Farabi
Employee
584 Views

Hello,

 

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

 

best regards,

 

Farabi

Intel FPGA Core Support Engineer

0 Kudos
Reply