Showing results for 
Search instead for 
Did you mean: 
Honored Contributor I

Do you have any idea how to flush the FIFO?

I'm transferring data from FPGA to HPS using h2f-sdram bridge which is connected to sgdma. 

My system includes multiple FIFOs ( Avalon FIFO memory and write master FIFO) 


I want to be able to clear my FIFO (Avalon FIFO memory) whenever I start a new transfer in my design. 


Is there a simple way to do that? 


I also want to flush the write master FIFO - would you please suggest a way to do that? 


Thank you :cool:
0 Kudos
0 Replies