Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18974 Discussions

Do you have any idea how to flush the FIFO?

Altera_Forum
Honored Contributor II
1,155 Views

I'm transferring data from FPGA to HPS using h2f-sdram bridge which is connected to sgdma. 

My system includes multiple FIFOs ( Avalon FIFO memory and write master FIFO) 

 

I want to be able to clear my FIFO (Avalon FIFO memory) whenever I start a new transfer in my design. 

 

Is there a simple way to do that? 

 

I also want to flush the write master FIFO - would you please suggest a way to do that? 

 

Thank you :cool:
0 Kudos
0 Replies
Reply