Do you have any idea how to flush the FIFO?

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Do you have any idea how to flush the FIFO?

2,384 Views

I'm transferring data from FPGA to HPS using h2f-sdram bridge which is connected to sgdma.

My system includes multiple FIFOs ( Avalon FIFO memory and write master FIFO)

I want to be able to clear my FIFO (Avalon FIFO memory) whenever I start a new transfer in my design.

Is there a simple way to do that?

I also want to flush the write master FIFO - would you please suggest a way to do that?

Thank you :cool:

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.