- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I want to do SFPDP gen3 with Agilex 7 so I need 64b/67b encoding.
In 683458 "Agilex™ 7 FPGAs and SoCs Device Overview" it is written that PCS of e-tile supports 64b/67b encoding.
I looked in 683723 "E-Tile Transceiver PHY User Guide" but I could not find any information how to configure the IP to use this encoding so how to do this?
For F-tile in "Agilex™ 7 FPGAs and SoCs Device Overview" there is nothing about supported encoding but I found the "F-Tile Interlaken Intel® FPGA IP User Guide" in which encoding is done in FPGA logic so I guess that for F-tile it has be done like this?
Regards
Mike
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We sincerely apologize for the inconvenience caused by the delay in addressing your Forum queries. Due to an unexpected back-end issue in our system, your Forum case, did not reach us as intended. As a result, we have a backlog of cases that we are currently working through.
Please be assured that we are doing everything we can to resolve this as quickly as possible. This will take some time, and we appreciate your patience and understanding during this period of time. Your case will be attended by AE soonest possible.
Thank you again for your patience and understanding, and we are committed to provide you with the best possible support.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Mike,
Can you please share details about what device you are using (OPN number) in Agliex 7.
Yes, its mentioned in 12.1.2. PCS Features in E-Tile Transceivers (intel.com) that it supports 64b/67b.
You can refer: 1.8.1.2. PCS Features (intel.com)
It's mentioned that "The Enhanced PCS mode supports 64B/66B and 64B/67B encoded applications up to 58 Gbps"
Regards,
Harsh M
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I have contacted my FAE about this and he told me that it is a mistake in the document, E-tile doesn't support 64b/67b in PCS.
It is like the F-tile for 64b/67b it has to be done in FPGA logic.
Unfortunately there is no example design for this.
Regards
Mike
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Thank you for your information. I hope it'll be updated soon.
I'm closing the incident.
Regards,
Harsh M

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page