Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19492 Discussions

EP4CE15M9I7N configuration

XQSHEN
Novice
251 Views

 

Hello,

 

Any issue with below configuration?

As status, conf_done, MSEL, JTAG are using different pull up supply voltage, I am not sure if there is any issue.

XShen1_0-1638687648608.png

 

0 Kudos
6 Replies
NurAiman_M_Intel
Employee
232 Views

Hi,


Thank you for contacting Intel community.


Please refer to Cyclone IV pin connection guidelines. You can get the Cyclone IV handbook from the link below, and download the pin connection guidelines from the handbook.


https://www.intel.com/content/www/us/en/products/details/fpga/cyclone/iv/docs.html?s=Newest


Regards,

Aiman


XQSHEN
Novice
218 Views

I think I followed the guide.

As status, conf_done, MSEL, JTAG are using different pull up supply voltage, do you see any issue?

NurAiman_M_Intel
Employee
208 Views

Hi,


It is advisable to follow pin connection guidelines as the guideline was tested and approve by Intel.


Regards,

Aiman


XQSHEN
Novice
188 Views

I appreciate if you can direct answer my question .

NurAiman_M_Intel
Employee
166 Views

Hi,


We do not know the potential risk, apart from our connection guidelines as we have not tested it.


Apologize for the inconveniences.


Regards,

Aiman


NurAiman_M_Intel
Employee
124 Views

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


Reply