Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

EPM2210 fails programming verification

Altera_Forum
Honored Contributor II
2,008 Views

I am attempting to program an EPM2210F256C5N using Quartus II ver 7.2 Web Edition with a Sunshine blaster. The chip is mounted on a BGA socket. The programming step goes well but the verification fails ("can't verify device number 1"). I have looked in the Altera knowledge base but with no luck. My JTAG connections (see attachment), seem to be OK judging by the fact that the programming step of the chip yields no errors. I placed 10pF caps on each of the JTAG lines to ground assuming noise but the problem is still there. I have tried different chips as well but no luck. Any help would be greatly appreciated.

0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
1,004 Views

Your JTAG schematic is different from Altera recommendation as it misses the 1K TCK pulldown. This may cause unexpected JTAG behaviour.

0 Kudos
Altera_Forum
Honored Contributor II
1,004 Views

Thanks a lot for your reply. Where can I find the Altera suggested JTAG schematic? I've looked in the website as well as the chips documentation but with no luck.

0 Kudos
Altera_Forum
Honored Contributor II
1,004 Views

It's in the MAX II device handbook as well as in the Altera Configuration Handbook.

0 Kudos
Altera_Forum
Honored Contributor II
1,004 Views

Thanks a lot! Problem solved!

0 Kudos
Reply