Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Emulating 74125 Buffers

Altera_Forum
Honored Contributor II
‎05-30-2012 03:28 AM
1,318 Views

Environment: Quartus WE 9.1 SP2, MAX7000S, EPM7064SLC44. 

 

Trying to obtain tri-state output pins using GED and instances of TRI buffer. I can successfully create, compile and simulate two outputs, but for three outputs up comes the message: 

 

Error: Can't route source node "OE" of type max_io to the OE port of destination node "OUT" of type max_io. 

 

I understand the Tri-state mechanism is within the I/O block and not within the macrocells. But the MAX7000S datasheet shows for each I/O block the tri-state control is muxed with sources coming from Vcc or Gnd or from six other sources, including macrocells. 

 

Is my understanding correct? If so, how does one nominate the source for the tri-state's OE? 

 

Regards, 

 

Workalot
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.