- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I 'm getting an Emif reset interrupt acknowledge on my board that uses Arria 10 .After receving the error ,the codes does not progress. Therefore it seems to fail DDR calibration .Any ideas on the problem ?
Board : Name
I2C: READY
DRAM :Warning : Caches not enable
emif_reset interrupt acknowledge
emif_reset interrupt acknowledge
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi bkanal,
Is your Arria 10 a custom board? Any different from the normal development kit?
Try to run with pre-built binary from link below and check and see if there is any difference in the outcome:
https://www.rocketboards.org/foswiki/Documentation/Arria10SoCGSRD
Thanks.
Regards,
Aik Eu
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you very much for your reply Aik Eu. I will check.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Aik Eu,
No thanks. We solved it. Thanks for your help.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi bkanal,
Glad to heard that the issue has been resolved.
I will close the thread then.
p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.
Thanks.
Regards,
Aik Eu

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page