Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19073 Discussions

Error during loading new program for NIOS 2

Gerhard56
New Contributor I
165 Views

Hi,

 

get now an error in a project which worked before. No updates of tools!!

Where to look around?

Downloading elf process failed.JPG

With best regards

 

Gerhard

0 Kudos
1 Solution
Gerhard56
New Contributor I
145 Views

Sorry, solved.

 

Oh my god. After altering the NIOSII by adding a PIO the symbol for the block symbol file was altered too, and gets two grid ticks broader. This breaks the connection to the pin defines for the SDTam clock signal.

No error during compilation, maybe a warning?

Without clock, the SDRam do not work properly and so the download fails....

Sorry about this message.

With best regards

Gerhard

View solution in original post

1 Reply
Gerhard56
New Contributor I
146 Views

Sorry, solved.

 

Oh my god. After altering the NIOSII by adding a PIO the symbol for the block symbol file was altered too, and gets two grid ticks broader. This breaks the connection to the pin defines for the SDTam clock signal.

No error during compilation, maybe a warning?

Without clock, the SDRam do not work properly and so the download fails....

Sorry about this message.

With best regards

Gerhard

Reply