Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21600 Discussions

Ethernet Benchmark on DSP Dev kit Stratix III

Altera_Forum
Honored Contributor II
1,041 Views

We are using the DSP Development Kit, Stratix III Edition, with the NicheStack transferring TCP-IP packets and trying to increase transmit throughput. Using the "Accellerating Nios II Networking Applications" App note, we are trying to reach benchmark results close to the App note but are only at 32 Mbps(bits per second). The system clock is 125 Mhz with the -O3 Nios compiler opt, 32k CPU Inst&Data Cache, and FastPacketMemory(32k instead of 64k). Has anyone run the ethernet benchmark using this development kit ?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
300 Views

We are building a board design based on the "Accellerating Nios II Networking Applications" App note but are using the DSP Development kit (Stratix III Edition) for development. Our concern is that the 32 Mbps is far off from the 145 Mbps in the App note. Has anyone proved the App note benchmark with their design or got anywhere close with a Development kit ?  

 

Thanks for any information.
0 Kudos
Reply