Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21332 Discussions

FIR Compile II megafunction user guide

Altera_Forum
Honored Contributor II
1,240 Views

Hello. 

 

I read FIR compiler II user guide and can't understand Figure 4-9. (http://www.altera.com/literature/ug/ug_fir_compiler_ii.pdf

Why the TDM_output_data is same(c0(0) and c1(0)) every time? How does it works?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
389 Views

 

--- Quote Start ---  

Hello. 

 

I read FIR compiler II user guide and can't understand Figure 4-9. (http://www.altera.com/literature/ug/ug_fir_compiler_ii.pdf

Why the TDM_output_data is same(c0(0) and c1(0)) every time? How does it works? 

--- Quote End ---  

 

 

must be typing error from lazy technical editor. It should be: c0(0),c1(0)...c0(1),c1(1),...c0(2),c1(2)....
0 Kudos
Altera_Forum
Honored Contributor II
389 Views

Thanks for your reply. 

I also didn't find any other explanation.
0 Kudos
Reply