hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21219 Discussions

FPGA Pinout Question

ericmtzr
New Contributor I
479 Views

I have a customer that needs to move to a FPGA with more internal resources. He is using an Intel-PSG Cyclone V device. He wants to move from the 5CGXFC7D6F27C6N to the 5CGXFC9D7F27C8N and wants to know if the pinout will remain the same.

0 Kudos
2 Replies
sstrell
Honored Contributor III
469 Views

The easiest way to know for sure is to add the new device as a "migration device" in the Quartus Device settings for the project.  When you do this, the Pin Planner will highlight differences that would prevent a drop-in migration.

0 Kudos
NurAiman_M_Intel
Employee
432 Views

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


0 Kudos
Reply