- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
The Altera white paper WP-01132-1.1, section "Design Example Support", page 12, states there is a Linux based C application program design example (part of Altera vendor open source source) for FPGA configuration via Protocol. Does anyone know where this program is located? Thanks! DanielLink Copied
11 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i received the CvP demo after filing an SR
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you, thepancake.
Hope you don't mind a few follow-up questions. When did you submit the SR and how long did it take to receive the demo code? Was it Linux based? I filed the Service Request 10850616 since 02/17/2012 and I am still waiting. Is it possible that you put the demo code on some place that I can go to get a copy? I've started to work on the FPGA image using CvP and the availability of Altera vendor open source code would make a positive impact on my development schedule by not re-inventing the wheel. Daniel- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
there is some documentation, patches for Windows and Linux, and some C code. it uses the Jungo drivers
that's a while without a response. try and reference 11SP2_CvP_Deliverables.zip- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Do you mean to reference 11SP2_CvP_Deliverables.zip to the SR?
Would you be willing to email it to me or put in my company public FTP site?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I got the file. Thanks! Your help is much appreciated.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi thepancake,
I've had problems to program the FPGA fabric image. I use the driver from 11SP2_CvP_Deliverables.zip and replace the Jungo driver fucntions with Linux pci_read_config_byte, pci_write_config_byte, pci_write_config_dword API. CvP mechanism works intermittently on my Stratix V ES Development Kit and does not work at all on my Stratix V GX prototype (FPGA registers are read back all 1's). The CvP Initialization and Update mode is set. Altera tech support states that their official driver program will be available at the release of Quartus II v12 at late May 2012. I'd appreciate to hear if the driver works for you and whether you had to make modifications. Daniel- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i've not gotten that far :(
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am experiencing the same thing. After loading the image via CVP I read back all 1's. I need to do a warm boot in windows 7 and then the registers are initialized correctly. Did you (has anyone) ever get cvp to function properly? If so what did you do? Upgrading to Quartus V12 did not help.
Thanks- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
could someone send me the zip file? Thanks Ben- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, would someone be so kind and send me the zip as well?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page